IWarp
|
|
- The title of this article is incorrect because of technical limitations. The correct title is iWarp.
iWarp was an experimental multiprocessing supercomputer developed as a joint project by Intel and Carnegie Mellon University. The project started in 1988 in order to explore building an entire parallel-computing "node" in a single microprocessor, complete with memory and communications links. In this respect the iWarp is very similar to the INMOS Transputer and nCUBE.
Intel announced iWarp systems as a product in 1989. The first iWarp prototype was delivered to Carnegie Mellon in summer of 1990, and in fall they received the first 64-cell production systems, followed by two more in 1991. With the creation of the Intel Supercomputing Systems Division in the summer of 1992, the iWarp was merged into the iPSC product line. Intel kept iWarp as a product but stopped actively marketing it. Today they are no longer made.
Each iWarp CPU included a 32-bit ALU with a 64-bit FPU running at 20MHz. It was purely scalar and completed one instruction per cycle, so the performance was 20 MIPS or 20 megaflops for single precision and 10 MFLOPS for double. The communications were handled by a separate unit on the CPU that drove four serial channels at 40MB/s, and included networking supprt in hardware that allowed for up to 20 virtual channels (similar to the system added to the T9000).
CPU's were combined onto boards along with memory, but unlike other systems Intel chose the faster, but more expensive, Static RAM for use on the iWarp. Boards typically included four CPUs and anywhere from 512kB to 4MB of SRAM.
Another difference in the iWarp was that the systems were connected together as a n-by-m torus, instead of the more common hypercube. A typical system included 64 CPUs connected as an 8×8 torus, which could deliver 1.2 gigaflops peak.
See also
External links
- iWarp Project (CMU home page) (http://www-2.cs.cmu.edu/afs/cs/project/iwarp/archive/WWW-pages/iwarp.html)